noise f4d99f4210 Merge port/strip-phase: CM5 carrier schematic capture + close-out review ...

Full rev-A schematic: strip phase (microSD/HDMI/MIPI/PCIe-M2), M.2 E-key,
4-stage power tree (LM74700 front end, 2x LM61460-Q1, TPS54202), GPS+PPS
distribution, power-budget review + datasheet confirms + hygiene pass.
ERC 133 (zero new vs reference baseline), analyzer 0 regressions, SPICE
24 pass / 0 fail, BOM 105 components complete.

Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>

2026-07-04 09:44:56 -04:00

.claude/skills

many eda additions

2026-06-29 16:31:02 -04:00

analysis

Strip PCIe-M2 (M-key/NVMe) sheet; re-baseline stripped carrier

2026-06-30 11:27:41 -04:00

carrier

Hygiene: carrier identity in title blocks (rev A, dated, CM5IO derivation credited)

2026-07-04 09:36:53 -04:00

datasheets/extracted

many eda additions

2026-06-29 16:31:02 -04:00

refs

many eda additions

2026-06-29 16:31:02 -04:00

tools

Hygiene: digit-terminate all generated refdeses — clears kicad-cli annotation errors

2026-07-04 09:35:29 -04:00

.gitignore

many eda additions

2026-06-29 16:31:02 -04:00

block_diagram.svg

first

2026-06-24 10:36:31 -04:00

board_layout.svg

first

2026-06-24 10:36:31 -04:00

cm5-datasheet.pdf

first

2026-06-24 10:36:31 -04:00

CM5_Carrier_BOM.xlsx

first

2026-06-24 10:36:31 -04:00

CM5_Carrier_Design.md

first

2026-06-24 10:36:31 -04:00

CM5_Carrier_PinMap.md

first

2026-06-24 10:36:31 -04:00

CM5_Carrier_Pinout_BOM.md

Add M.2 E-key (Wi-Fi) sheet; wire PCIe x1 to freed CM5 lanes

2026-06-30 14:58:09 -04:00

files.zip

first

2026-06-24 10:36:31 -04:00

PORT_STATUS.md

docs: power-budget review section + refreshed RESUME header (close-out complete)

2026-07-04 09:42:57 -04:00

Description

No description provided

18 MiB

Languages

Python 83.4%

Shell 16.6%