Power stage 3: LM61460-Q1 15V->+3V3_RF 4A buck; EN from CM5 PCIE_PWR_EN

- Second LM61460-Q1 (U_BUCK33R), FB 23.2k/10.0k -> 3.32V (SPICE: vfb 0.994V,
  inrush settles 3.32V); shared BOM with stage 2 (L 4.7uH/7A, RT 31.6k ~420kHz)
- BIAS -> +3V3_RF (datasheet-valid >=3.1V, falls back to VIN below)
- EN <- PCIE_PWR_EN: Module1 pin 106 NC swapped for a global label on
  CM5_HighSpeed + 100k pull-down (mirrors reference R14) so the Wi-Fi rail
  stays off until CM5 asserts it; netlist-verified 3-node net
- Removed the E-key temp PWR_FLAG (#FLG33RF); buck PWR_FLAG on L33.2 is now
  the sole +3V3_RF driver
- Verify: ERC 133->133 zero new; analyzer +49/-0 zero regressions;
  SPICE 17 pass / 2 benign warn / 0 fail

Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
This commit is contained in:
noise
2026-07-01 22:11:24 -04:00
parent d72f3a4bd8
commit 261bf48bb4
6 changed files with 594 additions and 41 deletions

View File

@@ -2298,19 +2298,6 @@
(pin "1" (uuid "4b6d8ed9-33cb-576b-b25a-4d7450c86b69"))
(instances (project "CM5IO" (path "/e63e39d7-6ac0-4ffd-8aa3-1841a4541b55/c57f5f03-e2c5-5c1b-ba90-8072a2a088a0" (reference "#PWRC_E3g") (unit 1))))
)
(symbol
(lib_id "power:PWR_FLAG")
(at 214.63 106.68 0)
(unit 1)
(exclude_from_sim no) (in_bom yes) (on_board yes) (dnp no)
(uuid "57cb1e76-9a59-5707-bae8-cb2acbf83bcd")
(property "Reference" "#FLG33RF" (at 214.63 103.68 0) (effects (font (size 1.27 1.27)) (hide yes)))
(property "Value" "PWR_FLAG" (at 214.63 104.68 0) (effects (font (size 1.27 1.27))))
(property "Footprint" "" (at 214.63 106.68 0) (effects (font (size 1.27 1.27)) (hide yes)))
(property "Datasheet" "" (at 214.63 106.68 0) (effects (font (size 1.27 1.27)) (hide yes)))
(pin "1" (uuid "63df115b-4a9f-5dd3-b381-99eea593a368"))
(instances (project "CM5IO" (path "/e63e39d7-6ac0-4ffd-8aa3-1841a4541b55/c57f5f03-e2c5-5c1b-ba90-8072a2a088a0" (reference "#FLG33RF") (unit 1))))
)
(sheet_instances
(path "/"
(page "4")